

Optimising CMOS Pixel Sensors for the ILC Micro-Vertex Detector


Marc Winter (IPHC/Strasbourg)

on behalf of DAPNIA/Saclay, LPSC/Grenoble, LPC/Clermont-F., DESY, Uni. Hamburg, JINR-Dubna & IPHC/Strasbourg
contributions from IPN/Lyon, Uni. Frankfurt, GSI-Darmstadt, STAR coll.(LBNL, BNL)

► More information on IPHC Web site: http://www.wires.in2p3.fr/ires/web2/rubrique.php3?id_rubrique=63


OUTLINE

- Reminder on CMOS sensors: ⚡ Specific advantages ⚡ Vertexing applications
- Achieved performances (AMS-0.35 OPTO fab. process) :
 - ⚡ Detection efficiency ⚡ Spatial resolution ⚡ Operating temperature ⚡ Radiation tolerance
- Fast read-out architecture: ⚡ Progress since May 2005 ⚡ Plans until 2009
- Summary




■ p-type low-resistivity Si hosting n-type "charge collectors"

- signal created in epitaxial layer (low doping):
 $Q \sim 80 \text{ e-h} / \mu\text{m} \mapsto \text{signal} \lesssim 1000 \text{ e}^-$
- charge sensing through n-well/p-epi junction
- excess carriers propagate (thermally) to diode with help of reflection on boundaries with p-well and substrate (high doping)



■ Specific advantages of CMOS sensors:

- ◇ Signal processing μ circuits integrated on sensor substrate (system-on-chip) $\mapsto$ compact, flexible
- ◇ Sensitive volume ($\sim$ epitaxial layer) is $\sim 10\text{--}15 \mu\text{m}$ thick $\longrightarrow$ thinning to $\lesssim 30 \mu\text{m}$ permitted
- ◇ Standard, massive production, fabrication technology $\longrightarrow$ cheap, fast turn-over
- ◇ Room temperature operation
- ◇ Attractive balance between granularity, mat. budget, rad. tolerance, r.o. speed and power dissipation
- ✗ Very thin sensitive volume $\longrightarrow$ impact on signal magnitude (mV !)
- ✗ Sensitive volume almost undepleted $\longrightarrow$ impact on radiation tolerance & speed
- ✗ Commercial fabrication (parameters) $\longrightarrow$ impact on sensing performances & radiation tolerance



Vertex Detector upgrade for STAR expt at RHIC

- ⇒ 2–3 cylindral layers : $\sim 2000/3000 \text{ cm}^2$
- ⇒ ~ 500 millions pixels ($\leq 30 \mu\text{m}$ pitch)
- ⇒ 2 steps : 2008 (analog outputs) & 2011 (digital outputs)




Beam telescope (FP6 project EUDET)

- ⇒ 2 arms of 3 planes (plus 1 high resolution plane)
- ⇒ provide $\lesssim 1 \mu\text{m}$ resolution on 3 GeV e^- beam (DESY)
- ⇒ 2 steps : 2007 (analog outputs) & 2009 (digital outputs)


ILC vertex detector (option)


- ⇒ 5–6 cylindrical layers : $\gtrsim 3000 \text{ cm}^2$
- ⇒ 300-500 milion pixels (20–40 μm pitch)
- ⇒ 1st complete ladder prototype ~ 2010



CBM vertex detector (FAIR/GSI)



- ⇒ 3 rectangular layers : $\sim 2000 \text{ cm}^2$
- ⇒ 200–300 milion pixels ($\sim 20\text{--}30 \mu\text{m}$ pitch)






Numerous MIMOSA chips tested on H.E. beams (SPS, DESY) $\rightarrow$ well established perfo. (analog output):

- Best performing technology: AMS 0.35 μm OPTO
($\sim 11 \mu m$ epitaxy $\rightarrow$ "20 μm " option being tested)
- $N \sim 10 e^- \rightarrow S/N \gtrsim 20 - 30$ (MPV) $\Rightarrow \epsilon_{det} \gtrsim 99.5\%$
- $T_{oper.} \gtrsim 40^\circ C$
- Technology without epitaxy also performing well :
very high S/N but large clusters (hit separation $\searrow$)
- Macroscopic sensors : MIMOSA-5 ($\sim 3.5 cm^2$; 1 Mpix)
MIMOSA-20 ($1 \times 2 cm^2$; 200 kpix)
MIMOSA-17 ($0.8 \times 0.8 cm^2$; 65 kpix)




Mimosa 9. Efficiency VS Fake



Efficiency vs rate of fake clusters :


- vary cut on seed pixel : 6 $\rightarrow$ 12 ADC units ($N \sim 1.5$ u.ADC)
- vary cut on Σ of crown charge : 0, 3, 4, 9, 13, 17 ADC units

$$\Rightarrow \epsilon_{det} \sim 99.9\% \text{ for fake rate } \sim 10^{-5}$$




Single point resolution versus pixel pitch:


- ⊞ clusters reconstructed with eta-function, exploiting charge sharing between pixels
- ⊞ $\sigma_{sp} \sim 1.5 \mu\text{m}$ (20 μm pitch)
 $\rightarrow \sigma_{sp} \lesssim 3 \mu\text{m}$ (40 μm pitch)
- ⊞ obtained with signal charge encoded on 12 bits



σ_{sp} dependence on ADC granularity:

- ⊞ minimise number of ADC bits
 $\rightarrow$ minimise dimensions, $t_{r.o.}$ & P_{diss}
- ⊞ effect simulated on real MIMOSA data
 (20 μm pitch ; 120 GeV/c π^- beam)
- ▷▷ $\sigma_{sp} < 2 \mu\text{m}$ (4 bits) $\rightarrow$ 1.7–1.6 μm (5 bits)
 (MIMOSA-9 : 20 μm pitch; T= + 20° C)
- ⊞ Warning : results based on simple pixel ($N \lesssim 10 e^-$ ENC)
 $\Rightarrow$ rad. tol. pixel integrating CDS ($N \lesssim 15 e^-$ ENC) not yet evaluated





AMS 0.35 OPTO engineering run (fabricated in Summer 2006):


$\simeq$ 2 + 4 wafers (8" $\Rightarrow$ 50 reticles/wafer) $\simeq$ 2 epitaxy thicknesses : ~ 11 & $15 \mu m \Leftrightarrow$ "14 μm " & "20 μm " options

◇ triggered by MIMO★-3 (= MIMOSA-20) fabrication :

200 kpixels, $\sim 2 \text{ cm}^2$, 2 // outputs, $t_{r.o.} \lesssim 4 \text{ ms}$


◇ includes 8 other chips :

- * MIMOSA-16 : fast col. // archi. like MIMOSA-8
- * MIMOSA-17 (MIMO★-3M) : $0.8 \times 0.8 \text{ cm}^2$, rad.tol., $800 \mu s$
 $\hookrightarrow$ EUDET beam telescope arms, CBM Vx Det. demonstrator
- * MIMOSA-18 (IMAGER) : precision $\lesssim 1 \mu m$ (EUDET: DUT)
- * MIMOSA-19 bio-med. imaging: special diode shape
- * test structures : in-pixel amplification, discrimination, ...
- * ADCs: flash from LPCC




Status of tests:

- ◇ 2 wafers tested in 2006 (1 with "14" & 1 with "20" μm epitaxy) $\mapsto$ fab. mistake (non uniform effect on sensors)
 $\hookrightarrow$ not dramatic: "20 μm " option was characterised with ^{55}Fe source
- ◇ Second batch fabricated in 2007 $\mapsto$ 2 wafers presently under test




Comparaison pour Mimosa20 entre les deux types de couches épitaxie



IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France

- MIMOSA-20 ("14" & "20" μm epitaxy) illuminated with ^{55}Fe source
 - charge collected in seed pixel, 2x2, 3x3 and 5x5 clusters
 - **CCE ("14" μm) $\sim$ 30–40 % higher than CCE ("20" μm)**



Requirements:

- * beamstrahlung (GuineaPig X 3) : $\lesssim 10^3 e_{BS}^{\pm}/\text{cm}^2/25 \mu\text{s} \rightsquigarrow \lesssim 2 \cdot 10^{12} e_{BS}^{\pm}/\text{cm}^2/\text{yr}$
 $\hookrightarrow \text{O}(100) \text{ kRad/yr} - \text{O}(10^{11}) n_{eq}/\text{cm}^2/\text{yr} (\text{NIEL} \sim 1/30)$
- * neutron gas: $\lesssim 10^{10} n_{eq}/\text{cm}^2/\text{yr}$

Non-ionising radiation tolerance:

- * MIMOSA-15 irradiated with O(1 MeV) neutrons tested on DESY e^- beams : **Very Preliminary results**

- $T = -20^\circ\text{C}$, $t_{r.o.} \sim 700 \mu\text{s}$
- $5.8 \cdot 10^{12} n_{eq}/\text{cm}^2$ values derived with **standard** and with **soft** cuts

Fluence	0	0.47	2.1	5.8 (5/2)	5.8 (4/2)
S/N (MPV)	27.8 ± 0.5	21.8 ± 0.5	14.7 ± 0.3	$8.7 \pm 2.$	$7.5 \pm 2.$
Det. Eff. (%)	100.	99.9 ± 0.1	99.3 ± 0.2	$77. \pm 2$	$84. \pm 2.$

Ionising radiation tolerance:


- * Pixels modified against hole accumulations (thick oxide) and leakage current increase (guard ring)
- * MIMOSA-15 tested with $\sim 5 \text{ GeV } e^-$ at DESY after 1 MRad (10 keV X-Ray) exposure : **Very Preliminary results**

- $T = -20^\circ\text{C}$, $t_{r.o.} \sim 180 \mu\text{s}$
- $t_{r.o.} \ll 1\text{ms}$ crucial at T_{room}


Integ. Dose	Noise	S/N (MPV)	Detection Efficiency
0	9.0 ± 1.1	27.8 ± 0.5	100 %
1 MRad	10.7 ± 0.9	19.5 ± 0.2	$99.96 \pm 0.04 \%$


Preliminary conclusion:

- * at least 3 years of running viable at T_{room} (or close to)
- * further assessment needed (also with $\sim 10 \text{ MeV } e^-$) : sensors with integ. CDS, ADC, ...




- Parallel development of 3 components (analog, mixed, digital):
 - ⊕ column // arrays with CDS/pixel & discriminated outputs
 - ⊕ 4-5 bit ADCs intended to replace discriminators
 - ⊕ $\emptyset$ μ circuits & output memories
- 2 stage approach :
 - 1) Develop sensors for mid-term (2009) applications
 - ↪ less severe requirements, almost suited to 3 outer layers:
 - ◇ EUDET: $1 \times 2 \text{ cm}^2$, $t_{r.o.} \sim 100 \mu s$, discri. binary charge encoding (no ADC);
 - ◇ STAR: $2 \times 2 \text{ cm}^2$, $t_{r.o.} \sim 200 \mu s$, discri. binary charge encoding (no ADC);
 - ↪ will be operated in real experimental conditions by 2009/2010
 - 2) Develop ILC sensors (mainly for inner layers) extrapolating from EUDET & STAR:
 - ◇ increase row read-out frequency by $\sim 50 \%$
 - ◇ replace discriminators with ADCs








MIMOSA-8: TSMC 0.25 μm digital fab. process ($< 7 \mu m$ epitaxy)

- 32 // columns of 128 pixels (pitch: $25 \mu m$)
- read-out time $\sim 50 \mu s$ (resp. $20 \mu s$) with (resp. without) DAQ
- on-pixel CDS
- discriminator (and DS) integrated at end of each of 24 columns



Detection performance with 5 GeV/c e^- beam (DESY):




▷▷ Excellent m.i.p. detection performances despite modest thickness of epitaxial layer

* det. eff. ~ 99.3 % for fake rate of ~ 0.1 %

* discri. cluster mult. $\sim 3-4$



* $P_{diss} \lesssim 500 \mu W / col.$

▷▷ Architecture validated for next steps: techno. with thick epitaxy, rad. tol. pixel at T_{room} , ADC, $\emptyset$, etc.



MIMOSA-16 design features :

- AMS-0.35 OPTO translation of MIMOSA-8
 $\hookrightarrow \sim 11\text{--}15\ \mu\text{m}$ epitaxy instead of $< 7\ \mu\text{m}$
- 32 // columns of 128 pixels (pitch: $25\ \mu\text{m}$)
- on-pixel CDS (DS at end of each column)
- 24 columns ended with discriminator
- 4 sub-arrays :
 - S1** : like MIMOSA-8 ($1.7 \times 1.7\ \mu\text{m}^2$ diode)
 - S2** : like MIMOSA-8 ($2.4 \times 2.4\ \mu\text{m}^2$ diode)
 - S3** : S2 with ionising radiation tol. pixels
 - S4** : with enhanced in-pixel amplification
(against noise of read-out chain)




Preliminary tests of analog part (" $20\ \mu\text{m}$ " epitaxy) performed in Saclay:

- sensors illuminated with ^{55}Fe source and $F_{r.o.}$ varied up to $\gtrsim 150\ \text{MHz}$
- measurements of N(pixel), FPN (end of column), pedestal variation, **CCE (3x3 pixel clusters)** vs $F_{r.o.}$

Tests of analog part (" $14\ \mu\text{m}$ " epitaxy) started in Saclay $\rightarrow$ first results (CCE)

- Next steps :
- digital part $\geq$ June at IPHC
 - beam tests $\gtrsim$ 4 Septembre at CERN (T4 – H6)

Later in 2007 : tests of sensors produced in 2nd batch




Pixel noise and charge collection efficiency for "20 μm option :

Temporal noise vs Frequency

Chip#0 (old mezzanine board)


Columns 28-31



Charge Collection Efficiency vs Frequency

Chip#0 (old mezzanine board)

Columns 28-31



08/01/07

Résumé résultats Mimosas-16 chip#0

08/01/07

Résumé résultats Mimosas-16 chip#0


4

⇒ Noise performance satisfactory (like MIMOSA-8 and -15)

⇒ CCE: very poor for S1 ($1.7 \times 1.7 \mu m^2$) & poor for S2/S3 ($2.4 \times 2.4 \mu m^2$)

→ already observed with MIMOSA-15 but more pronounced for "20 μm " option

→ suspected origin: diffusion of P-well, reducing the N-well/epitaxy contact, supported by CCE of S4 ($4.5 \times 4.5 \mu m^2$ diode)



Several different ADC architectures under development at IN2P3 and DAPNIA

⊕ LPSC (Grenoble): Ampli + semi-flash (pipe-line) 5- and 4-bit ADC for a column pair

⊕ LPCC (Clermont) : flash 4+1.5-bit ADC for a column pair


⊕ DAPNIA (Saclay) : Ampli + SAR (4- and) 5-bit ADC

⊕ IPHC (Strasbourg) : SAR 4-bit and Wilkinson 4-bit ADCs

Lab	proto.	phase	bits	chan.	$F_{r.o.}$ (MHz)	dim. (μm^2)	P_{diss}	eff. bits	Problems
LPSC	ADC1	tested	5	8	15-25	43x1500	1700 μW	4	Offset & N
	ADC2	fab	4	8	25	40x943	800 μW		
	ADC3	design	4	> 8	25				
LPCC	ADC1	tested	5.5	1	5(T)–10(S)	230x400	20 000 μW	2.5	P_{diss} & bits
	ADC2	fab	5.5	1	10	40x1100	1000 μW		
DAPNIA	ADC1	tested	5	4	4	25x1000	300 μW	$\gtrsim 2$	Missing bits
	ADC2	fab	5	4	4	25x1000	300 μW		
IPHC	ADC1	fab	4	16	10	25x1385	660 μW		
	ADC2	fab	4	16	10	25x1540	545 μW		

⇒ 1st mature ADC design expected to come out in 2007/08

⇒ Submission of 1st col. // pixel array proto equipped with ADCs in Spring 2008 → with integ. $\emptyset$ in 2009





1st chip (SUZE-01) with integrated $\emptyset$ and output memories (no pixels) :

- ✱ 2 step, line by line, logic (adapted to EUDET and STAR):
 - ◇ step-1 (inside blocks of 64 columns) :
 - identify up to 6 series of ≤ 4 neighbour pixels per line
 - delivering signal $>$ discriminator threshold
 - ◇ step-2 : read-out outcome of step-1 in all blocks
 - and keep up to 9 series of ≤ 4 neighbour pixels
- ✱ 4 output memories (512x16 bits) taken from AMS I.P. library
- ✱ surface $\sim 3.6 \times 3.6 \text{ mm}^2$

Status :

- ✱ design under way
- ✱ submission scheduled for end of June
 - ↪ back from foundry end of Septembre
- ✱ tests completed by end of year





♣ Extension of MIMOSA-16 $\rightarrow$ larger surface, smaller pitch, optimised pixel, JTAG, more testability

Pixel characteristics (still under study) :


- * pitch : $18.4 \mu\text{m}$ (compromise resolution/pixel layout)
 - * diode surface : $\sim 10\text{--}15 \mu\text{m}^2$ to optimise charge coll. & gain
 - * 64 columns ended with discriminator
 - * 4–8 columns with analog output for test purposes
 - * ≥ 6 sub-matrices : ≥ 3 pixel designs w/o ionising rad. tol. diode
- $\Rightarrow$ active digital area : $64 \times 384\text{--}576$ pixels ($8.3\text{--}12.5 \text{ mm}^2$)


Testability :

- * JTAG + bias DAC $\rightarrow$ programmable chip steering
- * 2 additional DC voltages to emulate pixel's output for independent discriminator performance assessment
- * output frequency $\leq 40 \text{ MHz}$

Status :

- * Design under way at IPHC (also at DAPNIA)
- $\hookrightarrow$ submission end of Septembre '07





Spring 2008 : MIMOSA-22+


- * **MIMOSA-22 complemented with $\emptyset$ (SUZE-01)**
- * 1 or 2 sub-arrays (best pixel architectures of MIMOSA-22)
- * larger surface : active area $\sim 0.5 \text{ cm}^2$
 - $\simeq$ **final column depth (544/576 pixels)**
 - $\simeq \gtrsim$ 1/4 of final number of columns ($\geq 256 / 1088$)
- opportunity for engineering run combining various chips


End 2008 / early 2009 : Final chip for EUDET

- * Extension of MIMOSA-22+
- * Active area : 1088 columns of 544/576 pixels ($2 \times 1 \text{ cm}^2$)
- * **Read-out time $\sim 100 \mu\text{s}$**
- * Chip dimensions : $20 \times 12 \text{ mm}^2 \rightarrow$ engineering run


Next steps for ILC:

- * **incorporate ADC** (with integrated discrimination) $\rightarrow$ outer layers
- * **increase r.o. frequency** by $\sim 50 \%$ (new $\emptyset$ & memory design) $\rightarrow$ inner layers






- CMOS sensors are developed for running conditions with beam background $\gg$ MC simulations
- Fast read-out sensors progressing steadily :
 - ✱ col. // architecture with discriminated output operational
 - ✱ ADCs close to final design ($\lesssim$ beginning 2008)
 - ✱ $\emptyset$ μ circuits : 1st generation (EUNET, STAR) close to fabrication
- AMS-035 OPTO fabrication technology assessed $\rightarrow$ baseline for R&D :
 - ✱ detection efficiency (T), radiation tolerance, noise $\rightarrow$ fake hits, etc.
 - $\hookrightarrow$ equip EUNET, STAR, CBM demonstrators in 2007/2008 with new generation of full scale sensors
 - $\hookrightarrow$ real experimental conditions
- Milestones until final chip well identified :
 - ✱ 1st step : final sensors with discriminated binary charge encoding for EUNET (2009) and STAR (2010)
 - ✱ 2nd step : replace discri. with ADC (outer layers) and increase r.o. frequency by ~ 50 % (inner layers)
 - ✱ also: find final fabrication process ($< 0.2 \mu m$ feature size)
- Concern :
 - ✱ system integration issues not covered $\rightarrow$ prototype ladder ????



BACK-UP SLIDES




- High r.-o. speed, low noise, low power dissip., highly integrated signal processing architecture:
 - ✧ analog part (charge collection, pre-amp, CDS, ...) inside pixel
 - ✧ mixed (ADC) and digital (sparsification) micro-circuits integrated inside pixel or aside of active surface

- Optimal fabrication process:
 - ✧ epitaxial layer thickness
 - ✧ (dark current)
 - ✧ number of metal layers
 - ✧ cost
 - ✧ yield
 - ✧ life time of ($< 0.2 \mu m$) process

- Radiation Tolerance:
 - ✧ dark current
 - ✧ doping profile
 - (✧ latch-up)

- Industrial thinning procedure:
 - ✧ minimal thickness
 - ✧ mechanical prop.
 - ✧ individual chips rather than wafers (?)
 - ✧ yield


- Room temperature operation:
 - ✧ minimise cooling requirements
 - ✧ performances after irradiation



Main Requirements

for the ILC Vertex Detector :

physics & running condition requirements



■ $\sigma_{IP} = a \oplus b/p \cdot \sin^{3/2}\theta$ with $a < 5 \mu m$ and $b < 10 \mu m$


▷ limits on a and b are still "very educated guesses"

▷ SLD: $a = 8 \mu m$ and $b = 33 \mu m$

■ Upper bound on a drives the pixel pitch and the radii of the inner and outer layer of the Vx Det.

■ Upper bound on b drives radius and material budget of inner layer (& beam pipe)

■ Constraint on σ_{IP} satisfies simultaneously requirement on double hit separation in inner most layer ($\sim 30 - 40 \mu m$)



■ **Constraint on a :** $z_{IP} \approx \frac{z_0 \cdot R_4 - z_4 \cdot R_0}{R_4 - R_0} \rightarrow a = \sigma_{IP} \approx \frac{(R_4^2 \cdot \Delta z_0^2 + R_0^2 \cdot \Delta z_4^2)^{1/2}}{R_4 - R_0}$

- Numerical examples based on $R_4 = 4 \cdot R_0$ (ex: $R_4/R_0 = 60 / 15$ mm or $64 / 16$ mm)

▷ $\Delta z_4 = \Delta z_0 = \sigma_{sp} = 3 \mu\text{m} \Rightarrow a \approx 1.37 \cdot 3 \mu\text{m} \approx 4.1 \mu\text{m}$

▷ $\Delta z_4 = 5 \mu\text{m}$ and $\Delta z_0 = 2.5 \mu\text{m} \Rightarrow a \approx 1.5 \cdot 2.5 \mu\text{m} \approx 3.8 \mu\text{m}$


⇒ Twice larger pitch in outer layer than in inner most layer satisfies constraint $a < 5 \mu\text{m}$

■ **Constraint on b :** $b \approx 0.0136 \cdot (1 + 0.038 \cdot \ln t / \sin \theta) \cdot R_0 \cdot \sqrt{t}$ where $t = \frac{e_{\text{pipe}}}{X_0^{Be}} + t_{L0}$


▷ $b < 10 \mu\text{m} \Rightarrow t \lesssim 0.4 \%$

▷ $e_{\text{pipe}} \approx 400 - 500 \mu\text{m} \rightarrow \frac{e_{\text{pipe}}}{X_0^{Be}} \sim 0.11 - 0.14 \% \rightarrow t_{L0} \lesssim 0.25 \%$


- Ladders equipped with CMOS sensors & developed for STAR HFT reach already $\sim 0.3 \% X_0$



Time Structure for the ILC




Backgrounds



M. Breidenbach

3



■ 1st layer (L0) : $\gtrsim 5 \text{ hits/cm}^2/\text{BX}$ for 4T / 500 GeV / $R_0 = 1.5 \text{ cm}$ / no safety factor
 $\rightarrow \lesssim 1.8 \cdot 10^{12} \text{ e}^\pm/\text{cm}^2/\text{yr}$ (safety factor of 3)

● 2nd layer: 8 times less (direct)

● 3rd layer: 25 times less (direct)

■ Consequences on Occupancy in 1st layer (L0): $\lesssim 0.9 \%$ hit occupancy in $50 \mu\text{s}$ (r.o. time of TESLA TDR)
 $\hookrightarrow$ signal spread on $\lesssim 4.5\text{--}9 \%$ pixels (cluster multiplicity $\sim 5\text{--}10$)

$\Rightarrow$ 1) aim for shorter read-out time in L0 than in TDR $\rightarrow$ typically $\lesssim 25 \mu\text{s}$
 (compromise with power dissipation, multiple scattering, ...)


2) aim for shorter read-out time in L1 than in TDR $\rightarrow$ typically $\sim 50 \mu\text{s}$ (vs $250 \mu\text{s}$)
 and presumably smaller radius (e.g. $\sim 20\text{--}22 \text{ mm}$)
 (use tracks extrapolated from L1-4 down to L0)

3) aim for relaxed read-out time in L2, L3, L4: $\sim 100\text{--}200 \mu\text{s}$ (vs $250 \mu\text{s}$)
 $\hookrightarrow$ depends on backscattered $\text{e}^\pm$ rate



■ Consequences on Radiation Tolerance in L0 :


✱ dose integrated over 3 years: $\lesssim 5.4 \cdot 10^{12} \text{ e/cm}^2 \rightarrow \lesssim 2 \cdot 10^{11} \text{ n}_{eq}/\text{cm}^2$ (NIEL $\sim 1/30$)

◇ neutron dose integrated over 3 years much smaller : $\lesssim 3 \cdot 10^{10} \text{ n}_{eq}/\text{cm}^2$ (safety factor of 10)







- $\lesssim 25 \mu s$ in L0:
columns of 256 pixels ($20 \mu m$ pitch) $\perp$ beam axes
read out in // at ~ 10 MHz $\rightarrow$ 5 mm depth
- $\sim 50 \mu s$ in L1:
columns of 512 pixels ($25 \mu m$ pitch) $\perp$ beam axes
read out in // at ~ 10 MHz $\rightarrow$ 13 mm depth
- $\lesssim 2$ mm wide side band hosting ADC, sparsification, ...
 $\rightarrow$ effect on material budget SMALL :
b increases by $\sim 5 - 10 \%$
- Option with discriminator instead of ADC :
 ~ 1 mm wide side band $\Rightarrow$ effect on b $< 5 \%$





- Design inner most layer (L0) to minimise its sensitivity to (unexpected) high occupancy ($\gtrsim 10\%$)
- Double sided layer $\rightarrow \sim 1$ mm long mini-vectors connecting impacts on both sides of layer
- ▷ Needs a detailed feasibility (engineering) study







Basic Vertex Detector Design features

- Geometry : 5 cylindrical layers ($R = 15 - 60$ mm), $\|\cos\theta\| \leq 0.90 - 0.96$ (possibly 6 layers)
- L0 and L1 : fast col. // architecture
- L2, L3 and L4 : possibly multi-memory pixel architecture (?)
- Pixel pitch varied from $20 \mu m$ (L0) to $40 \mu m$ (L4) by $5 \mu m$ steps $\rightarrow$ minimise P_{diss}


Layer	Radius (mm)	Pitch (μm)	$t_{r.o.}$ (μs)	N_{lad}	N_{pix} (10^6)	P_{diss}^{inst} (W)	P_{diss}^{mean} (W)
L0	15	20	25	20	25	<100	<5
L1	≤ 25	25	50	≤ 26	≤ 65	<130	<7
L2	37	30	<200	24	75	<100	<5
L3	48	35	<200	32	70	<110	<6
L4	60	40	<200	40	70	<125	<6
Total				142	305	<565	<3-30



- Ultra thin layers: $\lesssim 0.2 \% X_0/\text{layer}$ (extrapolated from STAR-HFT; $35 \mu m$ thick sensors)
- Very low P_{diss}^{mean} : $\ll 100$ W (exact value depends on duty cycle)
- Fake hit rate $\lesssim 10^{-5} \rightarrow$ whole detector $\cong$ close to 1 GB/s (mainly from $e_{BS}^{\pm}$)




SiD Vertex Detector Layout





5 barrel layers
4 end disks

5 Tesla



M. Breidenbach





Impact parameter resolution :


- ⊖ $a < 5 \mu m$ ✓
- ⊖ $b < 10 \mu m$ ✓ $\rightarrow$ thinning ✓ , ladder design ✓ (from STAR), stitching not yet investigated

Radiation tolerance at room temperature :

- ⊖ neutrons ✓
- ⊖ X-Rays ✓
- ⊖ 10 MeV electrons ✓ $\rightarrow$ only assessed at $T \lesssim 0^\circ C$

Fast, low power, integrated signal processing :

- ⊖ read-out speed ✓
- ⊖ integrated ADC $\rightarrow$ under development
- ⊖ integrated sparsification $\rightarrow$ studies starting
- ⊖ power dissipation ✓ (duty cycle $< 1/20$) $\rightarrow$ pulsed powering not fully assessed for this duty cycle



Overall geometry :

- ✱ matching with neighbour trackers

Sensor geometry and features

- Heat removal

- Thermal distortions

- Handling thin silicon


- Assembly and alignment procedures

- Connections, cabling, and optical fibers


- Paths for cables, optical fibers, and air flow

- Lorentz forces

⇒ Only few people taking care of so many crucial and delicate topics



Observed Radiation Tolerance of MIMOSA Sensors



■ MIMOSA-15 irradiated with neutrons of 0.1 MeV at JINR (Dubna) $\mapsto$ doses of 0.47 / 2.1 / 5.8 $\cdot 10^{12} n_{eq}/cm^2$

■ Performance assessment of sensors (20 μm pitch) installed on ~ 5 GeV e^- beam at DESY (July 2006)


⊕ running conditions: $T = -20^\circ C$, $t_{r.o.} \sim 700 \mu s$ (2.5 MHz)

$\hookrightarrow$ Very Preliminary results ...

Fluence	0	0.47	2.1	5.8 (5/2)	5.8 (4/2)
			$(10^{12} n_{eq}/cm^2)$		
Noise (e^-)	9.0 ± 1.1	9.2 ± 1.2	9.3 ± 1.2	9.6 ± 2.0	9.6 ± 1.9
S/N (MPV)	27.8 ± 0.5	21.8 ± 0.5	14.7 ± 0.3	8.7 $\pm 2.$	7.5 $\pm 2.$
Det. Eff. (%)	100.	99.9 ± 0.1	99.3 ± 0.2	77. $\pm 2.$	84. $\pm 2.$


○ 5.8 $\cdot 10^{12} n_{eq}/cm^2$ values derived with **standard** and with **soft** cuts

Mimosa 15: Efficiency (%) vs. Irradiation dose



$\Rightarrow$ Fluences $\gg 10^{12} n_{eq}/cm^2$ affordable with simple pixels (no CDS $\mapsto$ low N)
provided $T < 0^\circ C$ and $t_{r.o.} \ll 1$ ms

$\triangleright \triangleright \triangleright$ Fluences $\gg 1 \cdot 10^{12} n_{eq}/cm^2$ can presumably be accommodated with pixels including CDS
by optimising pixel pitch, charge collection syst., fabrication techno., etc.




Pixel design needs to be modified to withstand high radiation doses (esp. at T_{room}):

- removal of thick oxide nearby the N-well (against charge accumulation)
- implantation of P+ guard-ring in polysilicon around N-well (against leakage current)

Characterisation of MIMOSA-11 in laboratory : Noise (e^- ENC) vs Integration time (ms)

for Ordinary and Radiation Tolerant pixels, measured at $T = -25^\circ\text{C}$, $+10^\circ\text{C}$ and $+40^\circ\text{C}$




Characterisation of MIMOSA-15 with $\sim 5 \text{ GeV } e^-$ at DESY after 1 MRad (10 keV X-Ray) exposure :

- Radiation Tol. pixels, measured at $T = -20^\circ\text{C}$ with $t_{r.o.} \sim 180 \mu\text{s}$ (10 MHz) $\Rightarrow$ Very preliminary results :

✱ 1 MRad tolerance demonstrated at $T < 0^\circ\text{C}$
(read-out time $\ll 1 \text{ ms}$, no CDS)

Integ. Dose	Noise	S/N (MPV)	Det. Efficiency
0	9.0 ± 1.1	27.8 ± 0.5	100 %
1 MRad	10.7 ± 0.9	19.5 ± 0.2	$99.96 \pm 0.04 \%$

✱ need to cross-check detection performance at T_{room} with pixels including CDS




Investigation of sensitivity to ~ 10 MeV electrons (NIEL factor $\sim 1/30$)

→ similar to beamstrahlung $e^\pm$ in 4 T field at 15 mm radius


1) MIMOSA-9 exposed to $10^{13} e^-_{9.4 MeV}/cm^2$ in Darmstadt :
equivalent to $\lesssim 300$ kRad/cm² and $\sim 3 \cdot 10^{11} n_{eq}/cm^2$

2) Irradiated chip tested with ~ 6 GeV e^- at DESY

→ Test result at -20°C : $S/N \sim 23 \rightarrow \epsilon_{det} > 99.3\%$
(before irradiation: $S/N \sim 28$ and $\epsilon_{det} = 99.93 \pm 0.03\%$)



▷ Sensors still need to be tested at room temperature (compatible with very light cooling system)



- Developments simultaneously oriented towards well focussed applications
and towards generic objectives useful to several applications

Application	version	2006	2007	2008	2009	2010	2011
STAR	HFT-1	final proto	Prod.				
	HFT-2	R&D	R&D	proto final	Prod.		
EUDET	BT-1	2 Prod.					
	BT-2	R&D	final proto ?	Prod.			
Imaging		R&D	final proto	Prod. ?			
Generic topics							
Fast sensors :	○ architecture	R&D	R&D	R&D +	R&D ++	ILC proto	CBM proto
	○ ADC	R&D	final proto	↗			
	○ digital	pre-study	R&D	final proto	↗		
Radiation tolerance		R&D	R&D	R&D	R&D	↗	
Fabrication technologies		R&D	R&D	R&D	R&D	↗ ???	
Thinning		R&D	D	D	OK ???		